The Reliability Analysis and Structure Design for the Fine Pitch Flip Chip BGA Packaging
نویسندگان
چکیده
. Graduate Assistant, Ph.D candidate 2 . Corresponding Author, Professor, Dept. of Power Mechanical Engineering, National Tsing Hua University Abstract The flip chip packaging structure design and the fabrication process parameters will influence the packaging reliability and the performance of chip heat dissipation. The reliability of a flip chip package depends on the packaging structure design parameters, which include solder bump geometry, die side pad and substrate side pad dimensions, etc. In order to study the effects of bonding pad size and solder bump geometry for the flip chip packaging reliability, three different structures of the fine pitch flip chip BGA packages including daisy chain circuit are designed, fabricated and tested in this investigation for the parametric analysis. Subsequently, the analytical solution analyzing technique for solder joint shape prediction is employed in this study for the preliminary prediction of package reliability. Furthermore, a finite element method (FEM) is also applied for the packaging reliability analysis. The findings depict that the packaging structure with better solder bump shape shows better reliability, and the trends of reliability testing and FEM results coincide with the analytical solution of the solder shape prediction.
منابع مشابه
Parametric Design and Reliability Analysis of Wire Interconnect Technology Wafer Level Packaging
The demands for electronic packages with lower profile, lighter weight, and higher input/ output (I/O) density have led to rapid expansion in flip chip, chip scale package (CSP) and wafer level packaging (WLP) technologies. The urgent demand high I/O density and good reliability characteristics have led to the evolution of ultra high-density non-solder interconnection, such as wire interconnect...
متن کاملReliability Analyses for New Improved High Performance Flip Chip BGA Packages
High pin count and superior thermal dissipation are the main driving factors for high performance IC packages. Flip chip interconnects technology can generally achieve I/O count of more than 500, and large amount of heat in the silicon chip can be dissipated efficiently through metal heat spreader attachment. A one-piece cavity lid flip chip BGA package with high pin count and targeted reliabil...
متن کاملModelling Solder Joint Reliability of Bga Packages Subject to Drop Impact Loading Using Submodelling
With the trend towards miniaturization and multi-functionality in products such as mobile electronic devices, miniature IC packaging such as fine pitch Ball Grid Array (BGA) package and Chip Size Package (CSP) are increasingly being used. However, the inherent vulnerability of these miniature IC packagings has brought along new reliability problems. Among them, the drop/impact robustness is the...
متن کاملDesign Guidance for the Mechanical Reliability of Low-K Flip Chip BGA Package
Flip Chip Ball Grid Array (FCBGA) package has been introduced in recent years to address the needs in the microelectronic packaging industry for increasing performance and I/O density, which offers a cost effective solution with smaller form factor. Furthermore, Cu interconnects with low-k dielectric material were also introduced to reduce power consumption and further enhance device performanc...
متن کاملAn Overview of Solder Bump Shape Prediction Algorithms with Validations
The trend to reduce the size of electronic packages and develop increasingly sophisticated electronic devices with more, higher density inputs/outputs (I/Os), leads to the use of area array packages using chip scale packaging (CSP), flip chip (FC), and wafer level packaging (WLP) technologies. Greater attention has been paid to the reliability of solder joints and the assembly yield of the surf...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2003